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(57) ABSTRACT 
An apparatus for measuring a high speed signal may com-
prise a plurality of Analog-Digital converters (AD converter) 
that are arranged in parallel to each other to sample an input 
signal at different frequencies; a plurality of frequency syn-
thesizers configured to provide each AD converter with a 
different sampling frequency; a signal processor configured 
to receive an output of the plurality of AD converters to 
reconstruct the input signal; and/or a controller configured to 
receive and process a trigger signal. 
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FIG. 10 
---------- OR! GNAL PRBS-15 Frequency Doma i n S 1 gna i 
---------Re constructed s ! gna I 
---------------------.-------
PRBS-15 Frequency Domain Signal Reconstruction 
----OR! GNAL PRBS-15 F reQUency Dama in Si gna I 
-----ReconsU-ucted signal 
\ PRBS-15 Frequency Domain Signal fleconstruction 
___________________ ! ______________________________________________________________________________________________________________________________________________________ _ 
0 2 4 6 8 
Freouency(Hz) 
U.S. Patent Nov. 18, 2014 Sheet 11 of 12 US 8,890,589 B2 
FIG. 11 
DETERM I NE ,ACT ! VE BAND OF TEST Si GNAL .,__, 100 
r
-----------------------------------------------------------------*-----------------------------------------------------------------
DETERM 1 NE OPTIMUM SAMPLING FREQUENCIES OF ~,__,110 
I A PLURALITY OF PARALLEL AD CONVERTERS 
l 
SAMPLE T~T SIGNAL ~120 
I 
r·------------------------------------------------------'-------------------------------------------------------
1 CONVERT S,11.MPL I NG SIGNAL MUL T !-COSET '"'"-,,. 130 
1
-----------------------------------------------------------------*---------------------------------------------------------------·-
RECONSTRUCT SIGNAL FROM MULTl-COSET ...,_,,140 
; __ J __ ) 
r END \------
U.S. Patent Nov. 18, 2014 Sheet 12 of 12 
FIG. 12 
r··-sii\R:i:·----> 
"---------··r··---------/ 
' DETERMINE SAMPLING FREQUENCIES OF 
A PLURALITY OF PARALLEL AD CONVER"rERS 
SAMPLE TEST SIGNAL 
r·-----------------------------------------------__j ___________________________________________________ _ 
i,,,· MODEL RECONSTRUCT I ON EQU.AT I ON BY USE OF 
RESOLUTION ENHANCED OFT FRAME 
, .. _. _____________________________________________ .! ________________________________________________ __ 
!',, RECONSTRUCT S ! GNAL BY USE OF BASIS 
PURSUIT BASED ON L1 MINIMIZATION 
US 8,890,589 B2 
~150 
US 8,890,589 B2 
1 
APPARATUSES FOR MEASURING HIGH 
SPEED SIGNALS AND METHODS THEREOF 
CROSS-REFERENCE TO RELATED 
APPLICATION(S) 
This application claims priority from U.S. Provisional 
Application No. 61/636,825, filed on Apr. 23, 2012, in the 
U.S. Patent and Trademark Office (USPTO), the entire con-
tents of which are incorporated herein by reference. 
BACKGROUND 
1. Field 
2 
In some example embodiments, an apparatus for measur-
ing a high speed signal may comprise a plurality of Analog-
Digital converters (AD converter) that are arranged in parallel 
to each other to sample an input signal at different frequen-
cies; a plurality of frequency synthesizers configured to pro-
vide each AD converter with a different sampling frequency; 
a signal processor configured to receive an output of the 
plurality of AD converters to reconstruct the input signal; 
and/or a controller configured to receive and process a trigger 
10 signal. 
In some example embodiments, the AD converters may 
perform incoherent sampling on the input signal. 
In some example embodiments, each of the frequency syn-
thesizers may comprise a Phase Locked Loop (PLL). 
15 Example embodiments may relate to apparatuses for mea- In some example embodiments, the apparatus may further 
comprise a reference clock distributor configured to provide 
the plurality of frequency synthesizers with a reference clock. suring high speed signals, apparatuses capable of measuring 
and/or analyzing high speed signals, and/or methods thereof. 
2. Description of Related Art 
In general, in order to measure or analyze a high speed 
signal, a sample needs to be performed at a sample frequency 
greater than two times the maximum frequency of a signal to 
be measured, that is, at or above the Nyquist rate according to 
the well-known sampling theorem. 
However, there is a case that a high speed signal having a 
frequency exceeding a limit of the sampling frequency of an 
AD converter (Analog-Digital converter) in use needs to be 
measured. 
In some example embodiments, the signal processor may 
comprise: a multi-coset conversion module configured to 
20 merge samples, which are output from the plurality of AD 
converters, and to convert the merged samples into a plurality 
of co set samples that each has a sampling period correspond-
ing to a least common multiple of sampling periods of the 
plurality of AD converters; and/or a signal reconstruction 
25 module configured to model a linear equation, which com-
prises a linear measurement matrix composed of discrete 
Fourier transform (DFT) basis to reconstruct the input signal 
from the plurality of coset samples, and to reconstruct the 
If the sampling frequency of the AD converter is increased, 
such a high speed signal may be measured according to the 30 
sampling theorem. However, the implementation of such an 
AD converter is limited in terms of cost and technical com-
plication. 
input signal from the linear equation. 
In some example embodiments, the linear measurement 
matrix may comprise a number of rows equal to or greater 
than a number of colunms of the linear measurement matrix. 
In some example embodiments, the signal processor may 
merge samples, which are output from the plurality of AD According to the conventional techniques, in order to mea-
sure a high speed signal without increasing the sampling 
frequency of anAD converter, a Parallel Sampling or Equiva-
lent-time Sampling are employed. 
35 converters, may model a linear equation configured to recon-
struct the input signal from the merged samples by use of a 
resolution-enhanced discrete Fourier transform (DFT) frame, 
and/or may reconstruct the input signal from the linear equa-The measurement of a high speed signal based on Parallel 
Sampling is achieved by use of a plurality of AD converters 
and a Data Link Layer (DLL) which provides each AD con- 40 
verter with a multiple phase sampling clock. 
tion by use of Basis Pursuit based on Ll minimization. 
In some example embodiments, the controller may deter-
mine an active band, on which energy exists, in the input 
signal. The controller may determine a sampling frequency of 
one of the plurality of AD converters. The controller may 
calculate sampling frequencies of remaining AD converters 
However, such a Parallel Sampling requires a great number 
of AD converters and a precise adjustment of a phase differ-
ence of sampling clocks. 
For the Equivalent-time Sampling, if an input signal is a 
periodic signal, a delay is given at each sampling period of the 
input signal to vary the point of time at which a sampling is 
performed. 
Such an Equivalent-time Sampling does not use a great 
number of AD converters, but requires a precise control of the 
delay. 
Accordingly, there is a need for a method capable of pre-
cisely measuring high speed signals with a simple hardware 
architecture. 
SUMMARY 
45 of the plurality of AD converters such that a number of over-
laps of the active band is minimized and/or a number of coset 
samples acquired from the input signal is maximized. 
In some example embodiments, a method of measuring a 
high speed signal by use of a high speed measuring apparatus 
50 comprising a plurality of Analog-Digital converters (AD con-
verter) may comprise determining an active band, on which 
energy exists, in the input signal; determining a sampling 
frequency of one of the plurality of AD converters; calculat-
ing sampling frequencies ofremainingAD converters of the 
55 plurality of AD converters such that a number of overlaps of 
the active band is minimized and a number of co set samples 
acquired from the input signal is maximized; merging 
samples that are sampled at the determined and calculated 
sampling frequencies and output by the plurality of AD con-
Example embodiments may provide high speed signal 
measuring apparatuses having multi-rate incoherent sub-
sampling hardware architectures, including a plurality of par-
allel AD converters, which are configured to perform inco-
herent sampling on input signals at different sampling 
frequencies by use of the sparsity of the input signals in a 
frequency domain, and a signal processer, which is config-
ured to reconstruct the sampled signal through a multi-coset 65 
signal recovery algorithm or a compressive sampling signal 
reconstruction algorithm; and/or methods thereof. 
60 verters; converting the merged samples into a plurality of 
coset samples that each has a sampling period corresponding 
to a least common multiple of sampling periods of the plu-
rality of AD converters; and/or reconstructing the input signal 
from the plurality of coset samples. 
In some example embodiments, in the reconstructing of the 
input signal from the plurality of coset samples, a linear 
equation comprising a linear measurement matrix, which is 
US 8,890,589 B2 
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composed of discrete Fourier transform (DFT) basis to recon-
struct the input signal from the plurality of coset samples, 
may be modeled and/or the input signal may be reconstructed 
from the linear equation. 
In some example embodiments, the linear measurement 
matrix may comprise a number of rows equal to or greater 
than a number of columns of the linear measurement matrix. 
In some example embodiments, a method of measuring a 
high speed signal by use of a high speed measuring apparatus 
comprising a plurality of Analog-Digital converters (AD con-
10 
verter) may comprise determining different sampling fre-
quencies of the plurality of AD converters; merging samples 
that are sampled at the determined sampling frequencies and 
output by the plurality of AD converters; modeling a linear 
equation configured to reconstruct an input signal from the 
merged samples by use of a resolution-enhanced discrete 15 
Fourier transform (DFT) frame; and/or reconstructing the 
input signal from the linear equation by use of Basis Pursuit 
based on Ll minimization. 
4 
following detailed description of example embodiments, 
taken in conjunction with the accompanying drawings, in 
which: 
FIG. 1 is a block diagram illustrating the configuration of a 
high speed signal measuring apparatus according to some 
example embodiments of the present disclosure; 
FIG. 2 is a view illustrating an AD converter of the high 
speed signal measuring apparatus according to some example 
embodiments of the present disclosure; 
FIG. 3 is a view illustrating a test signal that is sampled by 
two parallel AD converter having different sampling periods 
in the high speed signal measuring apparatus according to 
some example embodiments of the present disclosure; 
FIG. 4 is a view illustrating an operation in which samples 
that are output from the AD converter are converted into 
multi-cosets by a signal processing signal in the high speed 
signal measuring apparatus according to some example 
embodiments of the present disclosure; 
FIG. 5 is a graph showing the relationship between the 
20 frequency of the AD converter and the sparsity factory; 
In some example embodiments, an apparatus for recon-
structing an input signal may comprise a plurality of Analog-
Digital converters (AD converter) configured to receive the 
input signal, to sample the input signal at different frequen-
cies, and to output results of the samples; a plurality of fre-
quency synthesizers configured to provide theAD converters 
with different sampling frequencies; and/or a signal proces- 25 
sor configured to receive the output results of the samples and 
to reconstruct the input signal. 
In some example embodiments, the AD converters may be 
arranged in parallel. 
In some example embodiments, the signal processor may 
reconstruct the input signal directly from the output results of 
the samples. 
In some example embodiments, the signal processor may 
convert the output results of the samples to a plurality of co set 
samples prior to reconstructing the input signal. 
In some example embodiments, each of the AD converters 
may have a different sampling frequency than any otherof the 
AD converters. 
In some example embodiments, a number of AD converters 
may be equal to a number of the frequency synthesizers. 
In some example embodiments, each of the frequency syn-
thesizers may be configured to provide one of the sampling 
frequencies to one of the AD converters. 
FIG. 6 is a view illustrating a test signal and a reconstructed 
signal that is reconstructed by the high speed signal measur-
ing apparatus according to some example embodiments of the 
present disclosure; 
FIG. 7 is a block diagram illustrating the configuration of a 
high speed signal measuring apparatus according to some 
example embodiments of the present disclosure; 
FIG. 8 is a graph showing the relationship between the 
resolution enhancing factor 'k' and Mean Square Error 
30 (MSE) of signal reconstruction in the high speed signal mea-
suring apparatus of FIG. 7; 
35 
FIG. 9 is a view illustrating a test signal and a reconstructed 
signal, which is reconstructed by the high speed signal mea-
suring apparatus of FIG. 7, in a time domain; 
FIG. 10 is a view illustrating a test signal and a recon-
structed signal, which is reconstructed by the high speed 
signal measuring apparatus of FIG. 7, in a frequency domain; 
and 
FIGS. 11 and 12 illustrate a flow chart of a method of 
40 measuring a high speed signal by use of a high speed signal 
measuring apparatus according to some example embodi-
ments of the present disclosure. 
In some example embodiments, each of the frequency syn-
thesizers may be configured to provide a different one of the 45 
sampling frequencies than any other of the frequency synthe-
DETAILED DESCRIPTION 
Example embodiments will now be described more fully 
with reference to the accompanying drawings. Embodiments, 
however, may be embodied in many different forms and 
should not be construed as being limited to the embodiments 
sizers. 
In some example embodiments, the apparatus may further 
comprise a reference clock distributor configured to provide a 
reference clock to each of the frequency synthesizers. 
In some example embodiments, the apparatus may further 
comprise a reference clock distributor configured to provide a 
same reference clock to each of the frequency synthesizers. 
50 set forth herein. Rather, these example embodiments are pro-
vided so that this disclosure will be thorough and complete, 
and will fully convey the scope to those skilled in the art. In 
the drawings, the thicknesses of layers and regions may be 
In some example embodiments, the apparatus may further 
comprise a controller configured to determine the different 55 
sampling frequencies. 
exaggerated for clarity. 
It will be understood that when an element is referred to as 
being "on," "connected to," "electrically connected to," or 
"coupled to" to another component, it may be directly on, 
connected to, electrically connected to, or coupled to the 
other component or intervening components may be present. 
In contrast, when a component is referred to as being "directly 
on," "directly connected to," "directly electrically connected 
In some example embodiments, the apparatus may further 
comprise a controller configured to determine a first sampling 
frequency associated with a first of the AD converters, and/or 
to determine a second sampling frequency associated with a 60 
second of the AD converters based on the first sampling 
frequency. 
BRIEF DESCRIPTION OF THE DRAWINGS 
to," or "directly coupled to" another component, there are no 
intervening components present. As used herein, the term 
"and/or" includes any and all combinations of one or more of 
65 the associated listed items. 
The above and/or other aspects and advantages will 
become more apparent and more readily appreciated from the 
It will be understood that although the terms first, second, 
third, etc., may be used herein to describe various elements, 
US 8,890,589 B2 
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That is, theAD converters 10 may receive respective sam-
pling frequencies from a plurality of frequency synthesizers 
11 that each generate a different sampling frequency. 
The frequency synthesizers 11 may be progranimed to 
make offsets between sampling frequencies, which are to be 
provided to the plurality of AD converters 10, for multi-rate 
sampling, thereby providing each AD converter 10 with the 
different sampling frequencies. 
components, regions, layers, and/or sections, these elements, 
components, regions, layers, and/or sections should not be 
limited by these terms. These terms are only used to distin-
guish one element, component, region, layer, and/or section 
from another element, component, region, layer, and/or sec-
tion. For example, a first element, component, region, layer, 
and/or section could be termed a second element, component, 
region, layer, and/or section without departing from the 
teachings of example embodiments. The frequency synthesizer 11 may receive a reference 
10 
clock REFCLK from a reference clock distributor 12 that is Spatially relative terms, such as "beneath," "below," 
"lower," "above," "upper," and the like may be used herein for 
ease of description to describe the relationship of one com-
ponent and/or feature to another component and/or feature, or 
other component(s) and/or feature(s), as illustrated in the 15 
drawings. It will be understood that the spatially relative 
terms are intended to encompass different orientations of the 
device in use or operation in addition to the orientation 
depicted in the figures. 
The terminology used herein is for the purpose of describ- 20 
ing particular example embodiments only and is not intended 
to be limiting of example embodiments. As used herein, the 
singular forms "a," "an," and "the" are intended to include the 
plural forms as well, unless the context clearly indicates oth-
erwise. It will be further understood that the terms "com- 25 
prises," "comprising," "includes," and/or "including," when 
used in this specification, specify the presence of stated fea-
tures, integers, steps, operations, elements, and/or compo-
nents, but do not preclude the presence or addition of one or 
more other features, integers, steps, operations, elements, 30 
components, and/or groups thereof. 
Unless otherwise defined, all terms (including technical 
and scientific terms) used herein have the same meaning as 
commonly understood by one of ordinary skill in the art to 35 
which example embodiments belong. It will be further under-
stood that terms, such as those defined in commonly used 
dictionaries, should be interpreted as having a meaning that is 
consistent with their meaning in the context of the relevant art 
and should not be interpreted in an idealized or overly formal 40 
sense unless expressly so defined herein. 
configured to provide a reference clock REFCLK for the 
sampling frequency generation. The reference clock REF-
CLK may be provided by a reference clock generator (not 
shown). 
As an example of the frequency synthesizer 11, a Phase 
Locked Loop (PLL) may be used. 
The high speed signal measuring apparatus according to 
some example embodiments of the present disclosure may 
perform incoherent sampling of a test signal by varying the 
sampling frequencies of the AD converts 10 by use of the 
frequency synthesizer 11. 
Such a method may enable multi-rate incoherent sampling 
on a test signal with less number of AD converters 10, for 
example, two AD converters, thereby achieving a simpler 
hardware architecture and enhancing time/frequency resolu-
tion. 
FIG. 3 is a view illustrating a test signal that is sampled by 
two parallel AD converters having different sampling periods 
in the high speed signal measuring apparatus according to 
some example embodiments of the present disclosure. 
Referring to FIG. 3, the test signal is a Sparse test signal 
having a Frequency Sparsity, for example, the test signal may 
be implemented by use of Pseudo Random Bit Sequence 
(PRBS). In FIG. 3, the test signal is shown in a time domain. 
A sampling period (T 1 ) of a first AD converter is 4, and a 
sampling period (T 2 ) of a second AD converter is 3. The 
sampling frequency is set as an integer for the convenience 
sake of description. A first frequency synthesizer 11 config-
ured to provide the first AD converter with a sampling period 
and a second frequency synthesizer 11 configured to provide 
the second AD converter with a sampling period may be 
synchronized to t=O. 
Reference will now be made to example embodiments, 
which are illustrated in the accompanying drawings, wherein 
like reference numerals may refer to like components 
throughout. 
A sample set output from the first AD converter is denoted 
45 as C1 , and a sample set output from the second AD converter 
is der{oted as C2 ,. Herein, i represents an integer representing 
the sequence nu"mber of the sample. 
FIG. 1 is a block diagram illustrating the configuration of a 
high speed signal measuring apparatus according to some 
example embodiments of the present disclosure. FIG. 2 is a 
view illustrating an AD converter of the high speed signal 
measuring apparatus according to some example embodi- 50 
ments of the present disclosure. 
As shown in FIG. 3, samples, which are merged from 
sample sets output from the two AD converter 10, may have 
irregular intervals. 
That is, the test signal is sampled by use of the two AD 
converter 10 having different sampling frequencies, thereby 
acquiring samples having intervals that are irregular enough 
to reconstruct the test signal, even though a sampling clock 
phase is not precisely adjusted and/or a programmable delay 
device for a random sampling is not used. 
A high speed signal measuring apparatus according to 
some example embodiments of the present disclosure 
includes anAnalog-Digital converter (AD converter) 10 con-
figured to sample a test signal, a signal processor 20 config- 55 
ured to reconstruct the test signal from samples, which are 
output from theAD converter 10, and a controller 30 config-
ured to control each component of the high speed signal 
measuring apparatus and receive and process a trigger signal 
TRIGGER. 
In this case, at least two AD converters may be used to 
acquire a sufficient number of samples needed to reconstruct 
the test signal by adjusting the sampling frequency of the AD 
60 converters without increasing the number of AD converters 
10. The AD converter 10 includes at least two AD converters 
10 that may be arranged in parallel to each other to receive a 
test signal. The test signal may be input to each AD converter 
10 through a radio frequency (RF) power divider. 
Sampling frequencies of the AD converters 10 arrange in 65 
parallel to each other may be set to be different from each 
other. 
A method of determining different sampling frequencies 
that are provided to a plurality of AD converters, for example, 
two AD converters 10, will be described in detail later. 
The signal processor 20 may reconstruct the test signal 
from the samples, which are output from theAD converts 10, 
through digital signal processing (DSP). 
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The samples output from the AD converters and having 
irregular intervals may be considered as an example of a 
multi-coset sampling. Accordingly, the signal processor 20 
according to some example embodiments of the present dis-
closure may reconstruct the signal through a multi-coset sig-
nal reconstruction algorithm. 
The signal processor 20 may include a multi-coset conver-
sion module 21 and/or a signal reconstruction module 22. The 
multi-co set conversion module 21 may be configured to con-
vert the samples output from the AD converter 10 to the 
multi-coset samples. The signal reconstruction module 22 
may be configured to reconstruct the test signal from the 
multi-coset samples. 
FIG. 4 is a view illustrating an operation in which samples 
that are output from the AD converter are converted into a 
multi-coset by a signal processing signal in the high speed 
signal measuring apparatus according to some example 
embodiments of the present disclosure. 
Since the multi-coset sampling theorem is generally 
known in the art, the details thereof will be omitted. Herein-
after, the description will be made in relation to conversion of 
a signal, which is sampled at different two frequencies, into 
multi-coset samples. 
8 
The reconstruction of the test signal may be achieved by 
obtaining 'x' in such a linear system. 
The uniqueness of a solution may depend on a rank of the 
matrix A. If the matrix has a full-column rank, the solution 
may be unique. Accordingly, only if Pis equal to or larger than 
Q, the unique solution of 'x' may exist. That is, a necessary 
condition for existence of unique solution may be that P is 
equal to or larger than Q. 
Such a condition may be satisfied by adjusting the sam-
10 piing frequencies of the two AD converters 10. That is, in a 
dual sampling system using the two AD converters 10 that 
sample a test signal at different sampling frequencies, the 
sampling frequencies of the AD converters 10 may be set such 
that P, that is, the number of cosets is maximized and Q is 
15 minimized. 
P may be increased as the interval between different sam-
pling frequencies of the two AD converters 10 becomes nar-
rower. However, the narrowness of the interval between sam-
pling frequencies increases the chance of occurrence of 
20 aliasing and thus increases the chance of overlap of an active 
band. That is, if the interval between the different sampling 
frequencies becomes narrower, the number of the columns of 
the linear measurement matrix A may be increased, that is, Q 
may be increased. 
As described above with reference to FIG. 3, T 1 and T 2 are 25 
referred to as being normalized to an integer from actual 
sampling periods t1 and t2 of the two AD converters 10. That 
In this case, in order to determine the optimum dual sam-
pling rate, a sparsity factory representing a parameter defin-
ing the relationship between P and Q is defined. 
is, T 1 and T 2 is a result of normalization by multiplying each 
oft1 and t2 by arealnumberR that allows T1 and T2 to become 
coprime (e.g., prime relative to each other). 
In a dual-sampling using the two AD converters 10, the 
Least Common Multiple (LCM) of the periods T1 and T2 of 
the AD converters 10 may be referred to as 'L'. 
30 
As shown in FIG. 3, when T 1 and T 2 are 4 and 3, respec-
tively, 'L' is 12. As shown in FIG. 4, a pattern of samples that 35 
are output from the two AD converters 10 and merged may be 
repeated at a period corresponding to the least common mul-
tiple L of the T 1 and T 2 , that is, at a period of 12. 
According to the dual-sampling using the two AD convert-
ers 10, a multi-coset may be generated at a sampling period 40 
corresponding to the least common multiple L of the T 1 and 
T2 of each AD converter 10. 
The number of cosets existing in a sample set C1 , output 
from the first AD converter may be calculated ~s LIT 1 . 
Accordingly, the number of cosets existing in C1 , may be 45 
three. · 
[Equation 1] 
where P represents the number of rows in matrix A; 
where Q represents the number of colunms in matrix A; and 
wherein y represents the sparsity factor. 
The controller 30 may calculate the optimum sampling 
frequency of the AD converters 10 such that y is minimized. 
The controller 30 may select one of the two AD converters 
10, and/or may determine a sampling frequency of the 
selected AD converter. For example, the maximum sampling 
frequency allowable for the selected AD converter may be 
determined to the sampling frequency of the selected AD 
converter. 
If one of the AD converters is determined, the controller 30, 
while changing the sampling frequency of the other AD con-
verter, may calculate the sparsity factory whenever the sam-
pling frequency of the other AD converter is changed. 
The optimum frequency of the second AD converter may 
be determined as a frequency obtained when the sparsity 
factor y is minimized. The number of cosets existing in a sample set C2 , output 
from the second AD converter may be calculated ~s LIT 2 . 
Accordingly, the number of cosets existing in C2 , may be 
four. · 
FIG. 5 is a graph showing the relationship between the 
frequency f2 of the second AD converter and the sparsity 
50 factory. 
Since the sampling periods of the two AD converters 10 
may be synchronized to t=O, one of the cosets may be redun-
dant. Accordingly, the total number of cosets generated may 
be six. 
In a state that the sampling frequency of the first AD con-
verter is fixed at 1.8 GHz, the sparsity factory may be plotted 
varying depending on the change of the sampling frequency 
of the second AD converter. 
Referring to FIG. 4, the samples output from the two AD 55 
converters 10 may be converted to a multi-coset composed of 
six cosets through the above described process. 
Referring to FIG. 5, when the sampling frequency of the 
second AD converter is approximate to 1.8 GHz, that is, the 
sampling frequency of the first AD converter, the sparsity 
factory may be smaller. As a calculation, the minimum of the 
sparsity factory is calculated as 0.3333. The optimum sam-
The signal reconstruction module 22 may reconstruct the 
test signal from the multi-coset generated. 
A reconstruction equation for reconstructing a multi-coset 
signal may be modeled to a linear equation (Ax=y) that is 
expressed in the form of a matrix. 
Herein, 'y' may represent a set of a multi-co set and/or may 
be a vector of P by 1. 'x' may represent a set of signals to be 
reconstructed and/or may be a vector of Q by 1. 'A' may be a 
linear measurement matrix and/or may be represented as a P 
by Q matrix composed of a DFT basis. 
60 piing frequency of the second AD converter may be deter-
mined as 1.755 GHz when the sparsity factory is 0.3333. 
FIG. 6 is a view illustrating a test signal and a reconstructed 
signal that is reconstructed by the high speed signal measur-
ing apparatus according to some example embodiments of the 
65 present disclosure. 
By sampling PRBS-15 of 4-Gbps serving as a test signal by 
use of the two AD converters 10 having the sampling frequen-
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cies 1.8 GHz and 1.755 GHz, respectively, and performing 
the above described algorithm, a signal may be reconstructed. 
Referring to FIG. 6, a reconstructed signal is approxi-
mately matched to the test signal. 
FIG. 7 is a block diagram illustrating the configuration of a 
high speed signal measuring apparatus according to some 
example embodiments of the present disclosure. 
A high speed signal measuring apparatus according to 
some example embodiments of the present disclosure 
includes the AD converter 10 configured to sample a test 10 
signal, a plurality of signal processors 23 configured to recon-
struct the test signal from the samples output from the AD 
converter 10, and/or the controller 30 configured to control 
each component of the high speed signal measuring appara-
tus. 15 
Since the AD converter 10 may be identical to that of the 
high speed signal measuring apparatus of some example 
embodiments of the present disclosure, the description 
thereof will be omitted, and detailed description will be made 
in relation to a test signal reconstruction algorithm of the 20 
signal processor 23. 
The signal processor 23 may reconstruct a test signal from 
samples output from the AD converter 10 through DSP. 
10 
Accordingly, the signal processor 23 according to some 
example embodiments of the present disclosure may obtain a 
solution of this ill-posed problem by use of Basis Pursuit 
based on Ll minimization. 
Ll minimization and/or Basis Pursuit are generally known 
optimization schemes, and detailed description thereof will 
be omitted. Basis Pursuit is expressed as equation 3. 
min llxlla. Ax= y 
XE Rn 
[Equation 3] 
x may be obtained by use of Basis Pursuit based on Ll 
minimization. 
However, for incoherent sampling, a spectral leakage may 
occur on a discrete frequency domain. Since Basis Pur-
suit exploits sparsity of a test signal on a frequency 
domain, if a measured tone is not positioned in the 
middle ofDFT bin, the spectral leakage may degrade the 
measurement performance. 
In order to prevent such a measurement performance from 
being degraded or reduce the associated effect, the signal 
processer 23 according to some example embodiments of the 
present disclosure may enhance the resolution in the fre-The signal processor 23 may reconstruct a test signal by use 
of a spectrum sparse nature of a signal. 25 quency domain. 
In general, when a signal to be processed is converted to a 
signal in a particular signal space, the converted signal may be 
referred to as a sparse signal that is mostly zero in value. 
When the sparse signal is illustrated on x-y graph, the 'y' 
value of the signal shows zero for the most of the 'x' values 30 
and/or non-zero for a relatively small number of the 'x' val-
ues. 
By using such a sparse signal, an original signal may be 
reconstructed with a smaller number oflinear measurements. 
The high speed signal measurement according to some 35 
example embodiments of the present disclosure may be 
achieved through a signal reconstruction algorithm based on 
a compressive sampling theorem using such a sparsity of 
signal. Different from the multi-coset signal reconstruction 
algorithm of some example embodiments of the present dis- 40 
closure, the signal reconstruction algorithm according to 
some example embodiments of the present disclosure may 
directly reconstruct a signal from a sample that is output from 
a plurality of AD converters arranged in parallel to each other. 
That is, the process of converting samples output from theAD 45 
converters to a multi-coset may be omitted. 
First, a reconstruction equation, which is configured to 
reconstruct a test signal from samples acquired from the two 
AD converter 10, may be modeled to a linear equation (Ax=y) 
represented in the form of a matrix. 50 
Herein, 'y' may represent a set of samples, which are 
acquired by merging sample sets output from the two AD 
converter 10 and have irregular intervals, and/or may be a 
vector of m by 1. 'x' may represent a set of signals to be 
reconstructed, and/or may be a vector of Fourier coefficient of 55 
n by 1. 'A' may be a linear measurement matrix and/or may be 
represented as a m by n matrix composed of a DFT basis. 
Elements ap.q of the linear measurement matrix may be 
expressed as equation 2. 
That is, theDFTbasis ofthematrixAisreplaced with a 'k' 
times resolution-enhanced DFT frame, thereby reducing or 
preventing the degradation of measurement performance. 
Elements ap,q of the resolution enhanced matrix A is 
expressed as equation 4. 
[Equation 4] 
A reconstruction equation configured to reconstruct a test 
signal by reflecting the linear measurement matrix A, which 
includes the resolution enhanced DFT frame replaced for the 
DFT basis, may be modeled to Ag=y. Herein, 'g' may repre-
sent a set of signals to be reconstructed, and may be a vector 
or Fourier coefficient that is related to the resolution enhanced 
DFT frame. 
Similarly, the modeled linear equation may also be an 
ill-posed problem, so the solution may be obtained by use of 
Basis Pursuit based on L1 minimization. Basis Pursuit is 
expressed as equation 5. 
min llilla, Ag = Y 
gERn 
[Equation 5] 
g may be obtained by use of the Basis Pursuit based on L1 
minimization. 
As described above, ifthe resolution is enhanced, the dif-
ference between the measured tone and the closest DFT bin 
may be reduced, so that the spectral leakage is reduced. In 
addition, ifthe spectral leakage is reduced, the sparsity of the 
measured signal may be increased. 
Basis Pursuit may exploit the sparsity of the signal in 
obtaining the solution of ill-posed problem. Accordingly, if 
the sparsity of the measured signal is increased due to the 
reduction of the spectral leakage, the reconstruction perfor-
[Equation 2] 
60 mance of the signal may be improved. 
As described above, the present disclosure, which under-
samples signals at a sampling frequency lower than Nyquist 
rate by use of sparsity of signal, may have hardware in which 
m is smaller than n. In this case, the above linear equation is 
ill-posed problem, and thus the number of solutions may be 
infinitely great. 
According to some example embodiments of the present 
disclosure, the spectral leakage that may occur during the 
incoherent sampling may be reduced or prevented by replac-
ing the DFT basis of the linear measurement matrix A of the 
65 reconstruction equation with the k-times resolution-en-
hanced DFT frame. In addition, since the solution of the 
ill-posed problem may be obtained by use of Basis Pursuit 
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based on the L1 minimization, the test signal may be recon-
structed from the undersampling signal that is sampled at a 
sampling frequency lower than Nyquist rate. 
Referring to FIG. 8, the Mean Square Error (MSE) of the 
signal reconstruction may be reduced as 'k', that is, the reso-
lution enhancing factor may be increased. 
FIG. 9 is a view illustrating a test signal and a reconstructed 
signal, which may be reconstructed by the high speed signal 
measuring apparatus of FIG. 7, in a time domain. FIG. 10 is a 
view illustrating a test signal and a reconstructed signal, 10 
which may be reconstructed by the high speed signal mea-
suring apparatus of FIG. 7, in a frequency domain. 
A test signal, that is, PRBS-15 of 4-Gbps may be sampled 
12 
The controller 30 may select one of the two AD converters 
10, and/or may determine the maximum sampling frequency 
allowable for the selected AD converter. If one of the AD 
converters is determined, the controller 30, while changing 
the sampling frequency of the other AD converter, may cal-
culate the sparsity factory whenever the sampling frequency 
of the other AD converter is changed. 
The optimum frequency of the second AD converter may 
be determined as a frequency obtained when the sparsity 
factor y is minimized. 
In this manner, the sampling frequencies of the two AD 
converters 10 may be determined, the AD converters 10 may 
sample the test signal (120). The signal processer 20 may 
merge samples output from the AD converters 10 and/or may 
convert the merged samples into a plurality of coset samples 
that each may have a sampling period corresponding to the 
least common multiple of the sampling periods of the plural-
ity of parallel AD converters 10 (130). 
T 1 and T 2 which are referred to as being normalized to an 
by the two AD converters 10 having the sampling frequencies 15 
of 1.8 GHz and 1.7 GHz, respectively, and the signal may be 
reconstructed through the above algorithm. Basis Pursuit and 
5-times resolution-enhanced DFT frame is used forthe signal 
reconstruction. Four hundred incoherent samples, for 
example, may be used. 20 integer from actual sampling periods t1 and t2 of the two AD 
converters 10 may be determined. That is, T 1 and T 2 is a result 
of normalization by multiplying each of t 1 and t2 by a real 
number R that allows T 1 and T 2 to become coprime. 
Referring to FIGS. 9 and 10, the reconstructed signal is 
approximately matched to the test signal. 
FIGS. 11 and 12 illustrate a flow chart of a method of 
measuring a high speed signal by use of a high speed signal 
measuring apparatus according to some example embodi-
ments of the present disclosure. 
The Least Common Multiple (LCM) of the periods T 1 and 
Referring to FIG. 11, an active band on which energy exists 
may be determined in a test signal (100). The optimum sam-
pling frequency for each of the plurality of parallel AD con-
verters 10 may be determined (110). 
25 T 2 of the AD converters 10 may be calculated and may be 
referred to as L. As shown in FIG. 3, when T 1 and T 2 are 4 and 
3, respectively, L is 12. As shown in FIG. 4, a pattern of 
samples that are output from the two AD converters 10 and 
merged is repeated at a period corresponding to the least 
30 common multiple L oftheT1 and T2 , that is, at a periodof12. 
A reconstruction equation for reconstructing a multi-coset 
signal may be modeled to a linear equation (Ax=y) that is 
expressed in the form of a matrix. Herein, 'y' may represent a 
set of a multi-coset and/or may be a vector of P by 1. 'x' may 
represent a set of signals to be reconstructed and/or may be a 35 
vector of Q by 1. 'A' may be a linear measurement matrix 
and/or may be represented as a P by Q matrix composed of a 
DFT basis. 
According to the dual-sampling using the two AD convert-
ers 10, a multi-coset may be generated at a sampling period 
corresponding to the least common multiple L of the T 1 and 
T2 of each AD converter 10. 
The number of cosets existing in a sample set C1 , output 
from the first AD converter may be calculated ~s LIT 1 . 
Accordingly, the number of cosets existing in C1 , may be 
three. The number of cosets existing in a sampl~ set C2 , 
output from the second AD converter may be calculated a~ The reconstruction of the test signal may be achieved by 
obtaining 'x' in such a linear system. The uniqueness of a 
solution may depend on a rank of the matrix A. If the matrix 
has a full-colunm rank, the solution may be unique. Accord-
ingly, only if Pis equal to or larger than Q, the unique solution 
40 LIT 2 . Accordingly, the number of cosets existing in C2 , may 
be four. · 
of 'x' may exist. That is, a necessary condition for existence of 
unique solution may be that Pis equal to or larger than Q. 
Since the sampling periods of the two AD converters 10 
may be synchronized to t=O, one of the cosets may be redun-
dant. Accordingly, the total number of co sets generated may 
45 be six. 
Such a condition may be satisfied by adjusting the sam-
pling frequencies of the two AD converters 10. That is, in a 
dual sampling system using the two AD converters 10 that 
sample a test signal at different sampling frequencies, the 
sampling frequencies of the AD converters 10 may be set such 50 
that P, that is, the number of co sets may be maximized and/or 
Q may be minimized. 
P may be increased as the interval between different sam-
pling frequencies of the two AD converters 10 becomes nar-
rower. However, the narrowness of the interval between sam- 55 
piing frequencies may increase the chance of occurrence of 
aliasing and thus may increase the chance of overlap of an 
active band. That is, if the interval between the different 
sampling frequencies becomes narrower, the number of the 
colunms of the linear measurement matrix A may be 60 
increased, that is, Q may be increased. 
In order to determine the optimum dual sampling rate, the 
controller 30 may calculate the optimum sampling frequency 
of the AD converters 10 such that a sparsity factor y repre-
senting a parameter defining the relationship between P and Q 65 
is minimized. The sparsity factory may be calculated through 
equation 1. 
After the sampling signal is converted into coset samples, 
the signal reconstruction module 22 may reconstruct the test 
signal from the coset samples (140). 
The signal reconstruction module 22 may reconstruct the 
test signal by obtaining 'x' from a test signal reconstruction 
equation that is modeled to a linear equation (Ax=y) repre-
sented in the form of a matrix. 
Referring to FIG. 12, the test signal may be reconstructed 
directly from the sampling signal by use of a reconstruction 
algorithm using Basis Pursuit and/or resolution-enhanced 
DFT frame without the process of converting the sampling 
signal into the multi-coset. 
That is, the sampling frequencies of a plurality of AD 
converters 10, preferably, two AD converters 10 may be deter-
mined for the multi-rate incoherent sampling (150), and/or 
then the test signal may be sampled by the two parallel AD 
converters 10 (160). The signal processor 23 may merge the 
samples output from theAD converters 10, and/or may model 
a linear equation, which is configured to reconstruct the input 
signal from the merged sample by use of the resolution-
enhanced Discrete Fourier Transform frame (170). If the lin-
ear equation is modeled, the signal processor 23 may recon-
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struct the input signal from the linear equation by use of Basis 
Pursuit based on L1 minimization (180). 
The signal processor 23 may use a signal reconstruction 
algorithm based on a compressive sampling theorem using a 
sparsity of signal. 
A reconstruction equation, which is configured to recon-
struct a test signal from samples acquired from the two AD 
converter 10, may be modeled to a linear equation (Ax=y) 
represented in the form of a matrix. 
Herein, 'y' may represent a set of samples, which are 10 
acquired by merging sample sets output from the two AD 
converter 10 and have irregular intervals, and/or may be a 
vector of m by 1. 'x' may represent a set of signals to be 
reconstructed, and/or may be a vector of Fourier coefficient of 
n by 1. 'A' may be a linear measurement matrix and/or may be 15 
represented as a m by n matrix composed of a DFT basis. 
Elements ap.q of the linear measurement matrix may be 
expressed as equation 2. 
[Equation 2] 20 
As described above, the present disclosure, which under-
samples signals at a sampling frequency lower than Nyquist 
rate by use of sparsity of signal, may have hardware in which 
'm' is smaller than 'n'. In this case, the above linear equation 
25 is ill-posed problem, and thus the number of solutions may be 
infinitely great. 
Accordingly, the signal processor 23 may obtain a solution 
ofthis ill-posed problem by use of Basis Pursuit based on L1 
minimization. Basis Pursuit based on Ll minimization is 
30 generally known optimization scheme, and detailed descrip-
tion thereof will be omitted. Basis Pursuit may be expressed 
as equation 3. 
min llxlla. Ax= y 
iERn 
[Equation 3] 35 
x may be obtained by use of Basis Pursuit based on L1 
minimization. 40 
Meanwhile, for incoherent sampling, spectral leakage may 
occur on a discrete frequency domain. Since Basis Pursuit 
may exploit Sparsity of a test signal on a frequency domain, if 
14 
min llilla, Ag = Y 
gERn 
[Equation 5] 
g may be obtained by use of the Basis Pursuit based on L1 
minimization. 
As described above, ifthe resolution is enhanced, the dif-
ference between the measured tone and the closest DFT bin 
may be reduced, so that the spectral leakage may be reduced. 
In addition, ifthe spectral leakage is reduced, the sparsity of 
the measured signal may be increased. Basis Pursuit may 
exploit the sparsity of the signal in obtaining the solution of an 
ill-posed problem. Accordingly, if the sparsity of the mea-
sured signal is increased due to the reduction of the spectral 
leakage, the reconstruction performance of the signal may be 
improved. 
While example embodiments have been particularly 
shown and described, it will be understood by those of ordi-
nary skill in the art that various changes in form and details 
may be made therein without departing from the spirit and 
scope of the present invention as defined by the following 
claims. 
What is claimed is: 
1. An apparatus for measuring a high speed signal, the 
apparatus comprising: 
a plurality of Analog-Digital converters (AD converter) 
that are arranged in parallel to each other to sample an 
input signal at different frequencies; 
a plurality of frequency synthesizers configured to provide 
each AD converter with a different sampling frequency; 
a signal processor configured to receive an output of the 
plurality of AD converters to reconstruct the input sig-
nal; and 
a controller configured to receive and process a trigger 
signal; 
wherein each of the frequency synthesizers is configured to 
provide one of the sampling frequencies to one of the AD 
converters. 
2. The apparatus of claim 1, wherein the AD converters 
perform incoherent sampling on the input signal. 
3. The apparatus of claim 1, wherein each of the frequency 
synthesizers comprises a Phase Locked Loop (PLL). 
a measured tone is not positioned in the middle of DFT bin, 
the spectral leakage may degrade the measurement perfor-
mance. 
4. The apparatus of claim 1, further comprising a reference 
45 clock distributor configured to provide the plurality of fre-
quency synthesizers with a reference clock. 
In this regard, the signal processer 23 may enhance the 
resolution of frequency domain, thereby preventing such a 
measurement performance from being degraded or reducing 
the associated effects. That is, the DFT basis of the matrix A 50 
may be replaced with a 'k' times resolution-enhanced DFT 
frame, thereby reducing or preventing the spectral leakage. 
Elements ap,q of the resolution enhanced matrix A may be 
expressed as equation 4. 
55 
[Equation 4] 
5. The apparatus of claim 1, wherein the signal processor 
comprises: 
a multi-coset conversion module configured to merge 
samples, which are output from the plurality of AD 
converters, and to convert the merged samples into a 
plurality of coset samples that each has a sampling 
period corresponding to a least common multiple of 
sampling periods of the plurality of AD converters; and 
a signal reconstruction module configured to model a lin-
ear equation, which comprises a linear measurement 
matrix composed of discrete Fourier transform (DFT) 
basis to reconstruct the input signal from the plurality of 
coset samples, and to reconstruct the input signal from 
the linear equation. 
A reconstruction equation configured to reconstruct a test 
signal by reflecting the linear measurement matrix A, which 
includes the resolution enhanced DFT frame replaced for the 
DFT basis, may be modeled to Ag=y. Herein, 'g' may repre- 60 
sent a set of signals to be reconstructed, and/or may be a 
vector or Fourier coefficient that is related to the resolution 
enhanced DFT frame. 
6. The apparatus of claim 5, wherein the linear measure-
ment matrix comprises a number of rows equal to or greater 
than a number of colunms of the linear measurement matrix. 
7. The apparatus of claim 1, wherein the signal processor 
65 merges samples, which are output from the plurality of AD 
converters, models a linear equation configured to reconstruct 
the input signal from the merged samples by use of a resolu-
Similarly, the modeled linear equation may also be an 
ill-posed problem, so the solution may be obtained by use of 
Basis Pursuit based on L1 minimization. Basis Pursuit may be 
expressed as equation 5. 
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tion-enhanced discrete Fourier transform (DFT) frame, and 
reconstructs the input signal from the linear equation by use 
of Basis Pursuit based on Ll minimization. 
8. The apparatus of claim 1, wherein the controller deter-
mines an active band, on which energy exists, in the input 
signal, 
wherein the controller determines a sampling frequency of 
one of the plurality of AD converters, and 
wherein the controller calculates sampling frequencies of 
remaining AD converters of the plurality of AD convert- 10 
ers such that a number of overlaps of the active band is 
minimized and a number of co set samples acquired from 
the input signal is maximized. 
9. A method of measuring a high speed signal by use of a 
high speed measuring apparatus comprising a plurality of 
Analog-Digital converters (AD converter), the method com-
prising: 
determining an active band, on which energy exists, in the 
input signal; 
determining a sampling frequency of one of the plurality of 
AD converters; 
calculating sampling frequencies of remaining AD con-
verters of the plurality of AD converters such that a 
number of overlaps of the active band is minimized and 
a number of coset samples acquired from the input sig-
nal is maximized; 
15 
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determining different sampling frequencies of the plurality 
of AD converters; 
merging samples that are sampled at the determined sam-
pling frequencies and output by the plurality of AD 
converters; 
modeling a linear equation configured to reconstruct an 
input signal from the merged samples by use of a reso-
lution-enhanced discrete Fourier transform (DFT) 
frame; and 
reconstructing the input signal from the linear equation by 
use of Basis Pursuit based on Ll minimization. 
13. An apparatus for reconstructing an input signal, the 
apparatus comprising: 
a plurality of Analog-Digital converters (AD converter) 
configured to receive the input signal, to sample the 
input signal at different frequencies, and to output 
results of the samples; 
a plurality of frequency synthesizers configured to provide 
the AD converters with different sampling frequencies; 
and 
a signal processor configured to receive the output results 
of the samples and to reconstruct the input signal; 
wherein each of the frequency synthesizers is configured to 
provide one of the sampling frequencies to one of the AD 
converters. 
14. The apparatus of claim 13, wherein the AD converters 
are arranged in parallel, and each of the AD converters has a 
different sampling frequency than any other of the AD con-
verters. 
15. The apparatus of claim 13, wherein the signal processor 
merging samples that are sampled at the determined and 
calculated sampling frequencies and output by the plu-
rality of AD converters; 
converting the merged samples into a plurality of coset 
samples that each has a sampling period corresponding 
to a least common multiple of sampling periods of the 
plurality of AD converters; and 
30 reconstructs the input signal directly from the output results 
of the samples or converts the output results of the samples to 
a plurality of coset samples prior to reconstructing the input 
signal. 
reconstructing the input signal from the plurality of coset 
samples. 
16. The apparatus of claim 13, wherein a number of AD 
35 converters is equal to a number of the frequency synthesizers. 
10. The method of claim 9, wherein in the reconstructing of 
the input signal from the plurality of coset samples, a linear 
equation comprising a linear measurement matrix, which is 
composed of discrete Fourier transform (DFT) basis to recon- 40 
struct the input signal from the plurality of coset samples, is 
modeled and the input signal is reconstructed from the linear 
equation. 
17. The apparatus of claim 13, wherein each of the fre-
quency synthesizers is configured to provide a different one 
of the sampling frequencies than any other of the frequency 
synthesizers. 
18. The apparatus of claim 13, further comprising a refer-
ence clock distributor configured to provide a reference clock 
to each of the frequency synthesizers. 
19. The apparatus of claim 13, further comprising a con-
troller configured to determine the different sampling fre-
11. The method of claim 10, wherein the linear measure-
ment matrix comprises a number of rows equal to or greater 
than a number of columns of the linear measurement matrix. 
12. A method of measuring a high speed signal by use of a 
high speed measuring apparatus comprising a plurality of 
Analog-Digital converters (AD converter), the method com-
prising: 
45 quencies and determine a first sampling frequency associated 
with a first of the AD converters, and to determine a second 
sampling frequency associated with a second of the AD con-
verters based on the first sampling frequency. 
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